Half-Double: Hammering From the Next Row Over

USENIX Security 2022 12th August 2022



Andreas Kogler

Yoongu Kim

Eric Shiu Rivos Jonas Juffinger Graz University of Technology, Lamarr

Moritz Lipp Amazon Web Services

Mattias Nissler Google Salman Qazi

Nicolas Boichat

Daniel Gruss Graz University of Technology



• Default refresh window of 64 ms







• Rowhammer

- Default refresh window of 64 ms
- Error Correting Code (ECC)
 - Correct only one flip

Motivation



• Rowhammer

- Default refresh window of 64 ms
- Error Correting Code (ECC)
 - Correct only one flip
- Targeted Row Refresh (TRR)
 - Refresh direct neighbours hammering rows
 - Exhaustion with multi-sided patterns [2, 1]

Motivation



• Rowhammer

- Default refresh window of 64 ms
- Error Correting Code (ECC)
 - Correct only one flip
- Targeted Row Refresh (TRR)
 - Refresh direct neighbours hammering rows
 - Exhaustion with multi-sided patterns [2, 1]
- Would perfect TRR fix Rowhammer attacks?

Observed Flips



• Short answer: No

Observed Flips



- Short answer: No
- Hammering with three rows between the aggressors
 - Causes flips on LPDDR4x commodity devices
 - 5 out of 7 mobile devices affected
 - With active ${\bf TRR}$ and on-chip ${\bf ECC}$

Observed Flips



- Short answer: No
- Hammering with three rows between the aggressors
 - Causes flips on LPDDR4x commodity devices
 - 5 out of 7 mobile devices affected
 - With active ${\bf TRR}$ and on-chip ${\bf ECC}$
- Is this Distance-2 Rowhammer?
- What is the root cause?

Far Aggressor	(\mathcal{F}_+)
Near Aggressor	(\mathcal{N}_+)
Victim	(\mathcal{V})
Near Aggressor	(\mathcal{N}_{-})
Far Aggressor	(\mathcal{F}_{-})

- FPGA setup
 - Control DIMM via FPGA
 - Full control over the refreshes
 - Deactivated TRR
 - No need for data retention



- Distance-1
 - $(\mathcal{N}_+ o \mathcal{N}_-)^\infty$
 - Classic double-sided Rowhammer



- Distance-1
 - $(\mathcal{N}_+ o \mathcal{N}_-)^\infty$
 - Classic double-sided Rowhammer
- First flip after:
 - 18 000 hammers in 1.2 ms



- Distance-1
 - $(\mathcal{N}_+ o \mathcal{N}_-)^\infty$
 - Classic double-sided Rowhammer
- First flip after:
 - 18 000 hammers in 1.2 ms
 - ✓ Within the refresh window
 - **X** Mitigated by TRR



- Distance-2
 - $(\mathcal{F}_+ o \mathcal{F}_-)^\infty$
 - Distance two double-sided Rowhammer



- Distance-2
 - $(\mathcal{F}_+ o \mathcal{F}_-)^\infty$
 - Distance two double-sided Rowhammer
- First flip after:
 - 4 000 000 hammers in 270 ms



- Distance-2
 - $(\mathcal{F}_+ o \mathcal{F}_-)^\infty$
 - Distance two double-sided Rowhammer
- First flip after:
 - 4 000 000 hammers in 270 ms
 - **X** Not within the refresh windows

Far Aggressor	(\mathcal{F}_+)
Near Aggressor	(\mathcal{N}_+)
Victim	(\mathcal{V})
Near Aggressor	(\mathcal{N}_{-})
Far Aggressor	(\mathcal{F}_{-})

• Half-Double

- $((\mathcal{F}_+ o \mathcal{F}_-)^eta o \mathcal{N}_+ o \mathcal{N}_-)^\infty$
- Many distance-2 accesses with a few distance-1 accesses

Far Aggressor	(\mathcal{F}_+)
Near Aggressor	(\mathcal{N}_+)
Victim	(\mathcal{V})
Near Aggressor	(\mathcal{N}_{-})
Far Aggressor	(\mathcal{F}_{-})

- Half-Double
 - $((\mathcal{F}_+ o \mathcal{F}_-)^eta o \mathcal{N}_+ o \mathcal{N}_-)^\infty$
 - Many distance-2 accesses with a few distance-1 accesses
- First flip after:
 - 296 960 hammers in 20 ms
 - Dilution $\beta = 57$ (5120 distance-1 accesses)

Far Aggressor	(\mathcal{F}_+)
Near Aggressor	(\mathcal{N}_+)
Victim	(\mathcal{V})
Near Aggressor	(\mathcal{N}_{-})
Far Aggressor	(\mathcal{F}_{-})

- Half-Double
 - $((\mathcal{F}_+ o \mathcal{F}_-)^eta o \mathcal{N}_+ o \mathcal{N}_-)^\infty$
 - Many distance-2 accesses with a few distance-1 accesses
- First flip after:
 - 296 960 hammers in 20 ms
 - Dilution $\beta = 57$ (5120 distance-1 accesses)
 - ✓ Within the refresh window

Far Aggressor	(\mathcal{F}_+)
Near Aggressor	(\mathcal{N}_+)
Victim	(\mathcal{V})
Near Aggressor	(\mathcal{N}_{-})
Far Aggressor	(\mathcal{F}_{-})

- Half-Double
 - $((\mathcal{F}_+ o \mathcal{F}_-)^eta o \mathcal{N}_+ o \mathcal{N}_-)^\infty$
 - Many distance-2 accesses with a few distance-1 accesses
- First flip after:
 - 296 960 hammers in 20 ms
 - Dilution $\beta = 57$ (5120 distance-1 accesses)
 - ✓ Within the refresh window
 - ✓ Assisted by TRR

Far Aggressor	(\mathcal{F}_+)
Near Aggressor	(\mathcal{N}_+)
Victim	(\mathcal{V})
Near Aggressor	(\mathcal{N}_{-})
Far Aggressor	(\mathcal{F}_{-})

- Half-Double
 - $((\mathcal{F}_+ o \mathcal{F}_-)^eta o \mathcal{N}_+ o \mathcal{N}_-)^\infty$
 - Many distance-2 accesses with a few distance-1 accesses
- First flip after:
 - 296 960 hammers in 20 ms
 - Dilution $\beta = 57$ (5120 distance-1 accesses)
 - ✓ Within the refresh window
 - ✓ Assisted by TRR
- $\bullet \;\; \mathsf{Attacker} \to \mathcal{F}$

Far Aggressor	(\mathcal{F}_+)
Near Aggressor	(\mathcal{N}_+)
Victim	(\mathcal{V})
Near Aggressor	(\mathcal{N}_{-})
Far Aggressor	(\mathcal{F}_{-})

- Half-Double
 - $((\mathcal{F}_+ o \mathcal{F}_-)^eta o \mathcal{N}_+ o \mathcal{N}_-)^\infty$
 - Many distance-2 accesses with a few distance-1 accesses
- First flip after:
 - 296 960 hammers in 20 ms
 - Dilution $\beta = 57$ (5120 distance-1 accesses)
 - ✓ Within the refresh window
 - ✓ Assisted by TRR
- $\bullet \;\; \mathsf{Attacker} \to \mathcal{F}$
- $\bullet \ \mathsf{TRR} \to \mathcal{N}$

Exploitable in the Wild?

End-to-End Exploit - Overview





• Target PFN in Page Table Entry [3]



- Target PFN in Page Table Entry [3]
- C1: Allocation of Contiguous Memory



- Target PFN in Page Table Entry [3]
- C1: Allocation of Contiguous Memory
- C2: Alternative to Memory Templating



- Target PFN in Page Table Entry [3]
- C1: Allocation of Contiguous Memory
- C2: Alternative to Memory Templating
- C3: Memory Massaging



- Target PFN in Page Table Entry [3]
- C1: Allocation of Contiguous Memory
- C2: Alternative to Memory Templating
- C3: Memory Massaging
- C4: Bit-Flip Verification

• Mapping from virtual to physical addresses

 $X_0 = b_8$

- $\mathbf{X}_1 = b_{12} \oplus b_{16}$
- $\mathbf{X}_2 = b_{13} \oplus b_{17}$
- $\mathbf{X}_3 = b_{14} \oplus b_{18}$

- Mapping from virtual to physical addresses
- DRAM addressing function
- Mapping physical address to 16 DRAM banks

- $X_0 = b_8$
- $\mathbf{X}_1 = b_{12} \oplus b_{16}$
- $\mathbf{X}_2 = b_{13} \oplus b_{17}$
- $\mathbf{X}_3 = b_{14} \oplus b_{18}$

- Mapping from virtual to physical addresses
- DRAM addressing function
- Mapping physical address to 16 DRAM banks
- Specific bank access pattern if contiguous memory

- $X_0 = b_8$
- $\mathbf{X}_1 = b_{12} \oplus b_{16}$
- $\mathbf{X}_2 = b_{13} \oplus b_{17}$
- $\mathbf{X}_3 = b_{14} \oplus b_{18}$

- Mapping from virtual to physical addresses
- DRAM addressing function
- Mapping physical address to 16 DRAM banks
- Specific bank access pattern if contiguous memory
- $\checkmark\,$ Extract pattern with a timing side channel



$$\mathbf{X}_2 = b_{13} \oplus b_{17}$$

$$\mathbf{X}_3 = b_{14} \oplus b_{18}$$



• Skip templating



- Skip templating
- Spray page tables



- Skip templating
- Spray page tables
- Hammer with Half-Double

```
if ( /*misprediction*/ ) {
    access(probe + (*ptr & 1));
}
if ( is_cached(probe) ) {
    // ptr[0-4] valid
}
```

- Verify if address save to access
- Spectre gadget

```
if ( /*misprediction*/ ) {
    access(probe + (*ptr & 1));
}
if ( is_cached(probe) ) {
    // ptr[0-4] valid
}
```

- Verify if address save to access
- Spectre gadget
- $\bullet \ \mathsf{Cached} \to \mathsf{accessible}$

```
if ( /*misprediction*/ ) {
    access(probe + (*ptr & 1));
}
if ( is_cached(probe) ) {
    // ptr[0-4] valid
}
```

- Verify if address save to access
- Spectre gadget
- $\bullet \ \mathsf{Cached} \to \mathsf{accessible}$
- Suppresses corruption faults

End-to-End Exploit - Timings



• **45** minutes (*Chromebook*₂)

End-to-End Exploit - Timings



- **45** minutes (*Chromebook*₂)
- Full memory read & write primitive

End-to-End Exploit - Timings



- **45** minutes (*Chromebook*₂)
- Full memory read & write primitive
- Deployable inside an APP



• Open Source 🗘 https://github.com/IAIK/halfdouble

Final Remarks



- Open Source 🗘 https://github.com/IAIK/halfdouble
- Passed artifact evaluation



Final Remarks



- Open Source 🖓 https://github.com/IAIK/halfdouble
- Passed artifact evaluation



- More details
 - Dance-experiments
 - Contiguous memory Z3 solver
 - Physical address bit recovery
 - ...

Final Remarks



- Open Source O https://github.com/IAIK/halfdouble
- Passed artifact evaluation



- More details

 - Dance-experiments paper
 Contiguous recent paper
 - Contiguous mathe is solver
 Physical and that recovery
 Read that recovery



- Pietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van der Veen, Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. TRRespass: Exploiting the Many Sides of Target Row Refresh. In: S&P. 2020.
- Finn de Ridder, Pietro Frigo, Emanuele Vannacci, Herbert Bos, Cristiano Giuffrida, and Kaveh Razavi. SMASH: Synchronized Many-sided Rowhammer Attacks From JavaScript. In: USENIX Security Symposium. 2021.

Mark Seaborn and Thomas Dullien. Test DRAM for bit flips caused by the rowhammer problem. Retrieved on July 27, 2015. 2015. URL: https://github.com/google/rowhammer-test.

Additonal Slides

Affected Devices



- Tested 13 DIMMs & devices
- 2 DIMMs affected
 - FPGA analysis
 - Exact numbers
- 5 out of 7 mobile devices affected
 - Reversed addressing
 - Unprivileged flush
 - Uncachable memory (10x)

System	RAM	N _{Hammers}	$\textbf{UC}_{0\rightarrow1}$	$UC_{1 ightarrow 0}$	$\textbf{Flush}_{0 \rightarrow 1}$	$\textbf{Flush}_{1\rightarrow 0}$
$Chromebook_1$	LPDDR4x	23 274	27	40	2	5
$Chromebook_2$	LPDDR4x	23 586	235	2379	12	101
OnePlus 5T	LPDDR4x	25 687	2	30	1	24
Pixel 3	LPDDR4x	32 921	11	5	0	0
HTC U11	LPDDR4x	21 840	-	-	3	17